arch/openrisc/include/asm/cmpxchg.h
0 → 100644
+83
−0
Loading
Optimized version that make use of the l.lwa and l.swa atomic instruction pair. Most openrisc cores provide these instructions now, if not available emulation is provided. Acked-by:Peter Zijlstra (Intel) <peterz@infradead.org> Cc: Peter Zijlstra <peterz@infradead.org> Signed-off-by:
Stefan Kristiansson <stefan.kristiansson@saunalahti.fi> [shorne@gmail.com: remove OPENRISC_HAVE_INST_LWA_SWA config suggesed by Alan Cox https://lkml.org/lkml/2014/7/23/666 ] [shorne@gmail.com: fixed unused calculated value compiler warning in define cmpxchg] Signed-off-by:
Stafford Horne <shorne@gmail.com>