Commit 13715487 authored by Rajendra Nayak's avatar Rajendra Nayak Committed by Bjorn Andersson
Browse files

arm64: dts: qcom: sdm845: Add OPP tables and power-domains for venus 



Add the OPP tables in order to be able to vote on the performance state of
a power-domain.

Signed-off-by: default avatarRajendra Nayak <rnayak@codeaurora.org>
Link: https://lore.kernel.org/r/1598970026-7199-5-git-send-email-rnayak@codeaurora.org


Signed-off-by: default avatarBjorn Andersson <bjorn.andersson@linaro.org>
parent 81921a37

arch/arm64/boot/dts/qcom/sdm845.dtsi

+38 −2
Original line number Diff line number Diff line
@@ -3639,8 +3639,10 @@ venus: video-codec@aa00000 { 
			interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;

			power-domains = <&videocc VENUS_GDSC>,

					<&videocc VCODEC0_GDSC>,

					<&videocc VCODEC1_GDSC>;

			power-domain-names = "venus", "vcodec0", "vcodec1";

					<&videocc VCODEC1_GDSC>,

					<&rpmhpd SDM845_CX>;

			power-domain-names = "venus", "vcodec0", "vcodec1", "cx";

			operating-points-v2 = <&venus_opp_table>;

			clocks = <&videocc VIDEO_CC_VENUS_CTL_CORE_CLK>,

				 <&videocc VIDEO_CC_VENUS_AHB_CLK>,

				 <&videocc VIDEO_CC_VENUS_CTL_AXI_CLK>,
@@ -3662,6 +3664,40 @@ video-core0 { 
			video-core1 {

				compatible = "venus-encoder";

			};



			venus_opp_table: venus-opp-table {

				compatible = "operating-points-v2";



				opp-100000000 {

					opp-hz = /bits/ 64 <100000000>;

					required-opps = <&rpmhpd_opp_min_svs>;

				};



				opp-200000000 {

					opp-hz = /bits/ 64 <200000000>;

					required-opps = <&rpmhpd_opp_low_svs>;

				};



				opp-320000000 {

					opp-hz = /bits/ 64 <320000000>;

					required-opps = <&rpmhpd_opp_svs>;

				};



				opp-380000000 {

					opp-hz = /bits/ 64 <380000000>;

					required-opps = <&rpmhpd_opp_svs_l1>;

				};



				opp-444000000 {

					opp-hz = /bits/ 64 <444000000>;

					required-opps = <&rpmhpd_opp_nom>;

				};



				opp-533000097 {

					opp-hz = /bits/ 64 <533000097>;

					required-opps = <&rpmhpd_opp_turbo>;

				};

			};

		};



		videocc: clock-controller@ab00000 {