Commit 2ca8a5d2 authored by Chunming Zhou's avatar Chunming Zhou Committed by Alex Deucher
Browse files

drm/amdgpu: add RAVEN family id definition



RAVEN is a new APU.

Signed-off-by: default avatarChunming Zhou <David1.Zhou@amd.com>
Reviewed-by: default avatarHawking Zhang <Hawking.Zhang@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 702f9292
Loading
Loading
Loading
Loading
+7 −2
Original line number Original line Diff line number Diff line
@@ -79,6 +79,7 @@ static const char *amdgpu_asic_name[] = {
	"POLARIS11",
	"POLARIS11",
	"POLARIS12",
	"POLARIS12",
	"VEGA10",
	"VEGA10",
	"RAVEN",
	"LAST",
	"LAST",
};
};


@@ -1538,6 +1539,10 @@ static int amdgpu_early_init(struct amdgpu_device *adev)
		break;
		break;
#endif
#endif
	case  CHIP_VEGA10:
	case  CHIP_VEGA10:
	case  CHIP_RAVEN:
		if (adev->asic_type == CHIP_RAVEN)
			adev->family = AMDGPU_FAMILY_RV;
		else
			adev->family = AMDGPU_FAMILY_AI;
			adev->family = AMDGPU_FAMILY_AI;


		r = soc15_set_ip_blocks(adev);
		r = soc15_set_ip_blocks(adev);
+1 −0
Original line number Original line Diff line number Diff line
@@ -48,6 +48,7 @@ enum amd_asic_type {
	CHIP_POLARIS11,
	CHIP_POLARIS11,
	CHIP_POLARIS12,
	CHIP_POLARIS12,
	CHIP_VEGA10,
	CHIP_VEGA10,
	CHIP_RAVEN,
	CHIP_LAST,
	CHIP_LAST,
};
};


+1 −0
Original line number Original line Diff line number Diff line
@@ -860,6 +860,7 @@ struct drm_amdgpu_info_vce_clock_table {
#define AMDGPU_FAMILY_VI			130 /* Iceland, Tonga */
#define AMDGPU_FAMILY_VI			130 /* Iceland, Tonga */
#define AMDGPU_FAMILY_CZ			135 /* Carrizo, Stoney */
#define AMDGPU_FAMILY_CZ			135 /* Carrizo, Stoney */
#define AMDGPU_FAMILY_AI			141 /* Vega10 */
#define AMDGPU_FAMILY_AI			141 /* Vega10 */
#define AMDGPU_FAMILY_RV			142 /* Raven */


#if defined(__cplusplus)
#if defined(__cplusplus)
}
}