Commit 5aa5dbc2 authored by Kathiravan T's avatar Kathiravan T Committed by Bjorn Andersson
Browse files

arm64: dts: qcom: ipq5332: add support for the RDP474 variant 



Add the initial device tree support for the Reference Design
Platform(RDP) 474 based on IPQ5332 family of SoC. This patch carries
the support for Console UART, eMMC, I2C and GPIO based buttons.

Signed-off-by: default avatarKathiravan T <quic_kathirav@quicinc.com>
Signed-off-by: default avatarBjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230605080531.3879-5-quic_kathirav@quicinc.com
parent f2f644d8

arch/arm64/boot/dts/qcom/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ dtb-$(CONFIG_ARCH_QCOM) += apq8096-ifc6640.dtb 
dtb-$(CONFIG_ARCH_QCOM)	+= ipq5332-mi01.2.dtb

dtb-$(CONFIG_ARCH_QCOM)	+= ipq5332-rdp442.dtb

dtb-$(CONFIG_ARCH_QCOM)	+= ipq5332-rdp468.dtb

dtb-$(CONFIG_ARCH_QCOM)	+= ipq5332-rdp474.dtb

dtb-$(CONFIG_ARCH_QCOM)	+= ipq6018-cp01-c1.dtb

dtb-$(CONFIG_ARCH_QCOM)	+= ipq8074-hk01.dtb

dtb-$(CONFIG_ARCH_QCOM)	+= ipq8074-hk10-c1.dtb

arch/arm64/boot/dts/qcom/ipq5332-rdp474.dts

0 → 100644
+112 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: BSD-3-Clause

/*

 * IPQ5332 RDP474 board device tree source

 *

 * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.

 */



/dts-v1/;



#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/input/input.h>

#include "ipq5332.dtsi"



/ {

	model = "Qualcomm Technologies, Inc. IPQ5332 MI01.9";

	compatible = "qcom,ipq5332-ap-mi01.9", "qcom,ipq5332";



	aliases {

		serial0 = &blsp1_uart0;

	};



	chosen {

		stdout-path = "serial0";

	};



	gpio-keys {

		compatible = "gpio-keys";

		pinctrl-0 = <&gpio_keys_default_state>;

		pinctrl-names = "default";



		button-wps {

			label = "wps";

			linux,code = <KEY_WPS_BUTTON>;

			gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;

			linux,input-type = <1>;

			debounce-interval = <60>;

		};

	};

};



&blsp1_uart0 {

	pinctrl-0 = <&serial_0_pins>;

	pinctrl-names = "default";

	status = "okay";

};



&blsp1_i2c1 {

	clock-frequency  = <400000>;

	pinctrl-0 = <&i2c_1_pins>;

	pinctrl-names = "default";

	status = "okay";

};



&sdhc {

	bus-width = <4>;

	max-frequency = <192000000>;

	mmc-ddr-1_8v;

	mmc-hs200-1_8v;

	non-removable;

	pinctrl-0 = <&sdc_default_state>;

	pinctrl-names = "default";

	status = "okay";

};



&sleep_clk {

	clock-frequency = <32000>;

};



&xo_board {

	clock-frequency = <24000000>;

};



/* PINCTRL */



&tlmm {

	gpio_keys_default_state: gpio-keys-default-state {

		pins = "gpio35";

		function = "gpio";

		drive-strength = <8>;

		bias-pull-up;

	};



	i2c_1_pins: i2c-1-state {

		pins = "gpio29", "gpio30";

		function = "blsp1_i2c0";

		drive-strength = <8>;

		bias-pull-up;

	};



	sdc_default_state: sdc-default-state {

		clk-pins {

			pins = "gpio13";

			function = "sdc_clk";

			drive-strength = <8>;

			bias-disable;

		};



		cmd-pins {

			pins = "gpio12";

			function = "sdc_cmd";

			drive-strength = <8>;

			bias-pull-up;

		};



		data-pins {

			pins = "gpio8", "gpio9", "gpio10", "gpio11";

			function = "sdc_data";

			drive-strength = <8>;

			bias-pull-up;

		};

	};

};