Commit 92c406ed authored by Yoshihiro Shimoda's avatar Yoshihiro Shimoda Committed by Geert Uytterhoeven
Browse files

arm64: dts: renesas: r8a77961: Add CAN nodes 



Add the device nodes for all CAN nodes on R-Car M3-W+.

Signed-off-by: default avatarYoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Tested-by: default avatarYusuke Goda <yusuke.goda.sx@renesas.com>
Link: https://lore.kernel.org/r/20210312025420.529339-3-yoshihiro.shimoda.uh@renesas.com


Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 7e2a95d9

arch/arm64/boot/dts/renesas/r8a77961.dtsi

+24 −2
Original line number Diff line number Diff line
@@ -1155,13 +1155,35 @@ avb: ethernet@e6800000 { 
		};



		can0: can@e6c30000 {

			compatible = "renesas,can-r8a77961",

				     "renesas,rcar-gen3-can";

			reg = <0 0xe6c30000 0 0x1000>;

			/* placeholder */

			interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 916>,

			       <&cpg CPG_CORE R8A77961_CLK_CANFD>,

			       <&can_clk>;

			clock-names = "clkp1", "clkp2", "can_clk";

			assigned-clocks = <&cpg CPG_CORE R8A77961_CLK_CANFD>;

			assigned-clock-rates = <40000000>;

			power-domains = <&sysc R8A77961_PD_ALWAYS_ON>;

			resets = <&cpg 916>;

			status = "disabled";

		};



		can1: can@e6c38000 {

			compatible = "renesas,can-r8a77961",

				     "renesas,rcar-gen3-can";

			reg = <0 0xe6c38000 0 0x1000>;

			/* placeholder */

			interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD 915>,

			       <&cpg CPG_CORE R8A77961_CLK_CANFD>,

			       <&can_clk>;

			clock-names = "clkp1", "clkp2", "can_clk";

			assigned-clocks = <&cpg CPG_CORE R8A77961_CLK_CANFD>;

			assigned-clock-rates = <40000000>;

			power-domains = <&sysc R8A77961_PD_ALWAYS_ON>;

			resets = <&cpg 915>;

			status = "disabled";

		};



		pwm0: pwm@e6e30000 {