Commit bbabba4e authored by Aswath Govindraju's avatar Aswath Govindraju Committed by Vignesh Raghavendra
Browse files

arm64: dts: ti: k3-j721s2: Add support for OSPI Flashes 



J721S2 has an OSPI NOR flash on its SOM connected the OSPI0 instance and a
QSPI NOR flash on the common processor board connected to the OSPI1
instance. Add support for the same

Reviewed-by: default avatarVaishnav Achath <vaishnav.a@ti.com>
Signed-off-by: default avatarAswath Govindraju <a-govindraju@ti.com>
Signed-off-by: default avatarMatt Ranostay <mranostay@ti.com>
Signed-off-by: default avatarRavi Gunasekaran <r-gunasekaran@ti.com>
Reviewed-by: default avatarRoger Quadros <rogerq@kernel.org>
Link: https://lore.kernel.org/r/20230331090028.8373-7-r-gunasekaran@ti.com


Signed-off-by: default avatarVignesh Raghavendra <vigneshr@ti.com>
parent 7743a9d7

arch/arm64/boot/dts/ti/k3-j721s2-common-proc-board.dts

+33 −0
Original line number Diff line number Diff line
@@ -231,6 +231,20 @@ J721S2_WKUP_IOPAD(0x16c, PIN_INPUT, 0) /* (N26) MCU_ADC1_AIN6 */ 
			J721S2_WKUP_IOPAD(0x170, PIN_INPUT, 0) /* (N27) MCU_ADC1_AIN7 */

		>;

	};



	mcu_fss0_ospi1_pins_default: mcu-fss0-ospi1-pins-default {

		pinctrl-single,pins = <

			J721S2_WKUP_IOPAD(0x040, PIN_OUTPUT, 0) /* (A19) MCU_OSPI1_CLK */

			J721S2_WKUP_IOPAD(0x05c, PIN_OUTPUT, 0) /* (D20) MCU_OSPI1_CSn0 */

			J721S2_WKUP_IOPAD(0x060, PIN_OUTPUT, 0) /* (C21) MCU_OSPI1_CSn1 */

			J721S2_WKUP_IOPAD(0x04c, PIN_INPUT, 0) /* (D21) MCU_OSPI1_D0 */

			J721S2_WKUP_IOPAD(0x050, PIN_INPUT, 0) /* (G20) MCU_OSPI1_D1 */

			J721S2_WKUP_IOPAD(0x054, PIN_INPUT, 0) /* (C20) MCU_OSPI1_D2 */

			J721S2_WKUP_IOPAD(0x058, PIN_INPUT, 0) /* (A20) MCU_OSPI1_D3 */

			J721S2_WKUP_IOPAD(0x048, PIN_INPUT, 0) /* (B19) MCU_OSPI1_DQS */

			J721S2_WKUP_IOPAD(0x044, PIN_INPUT, 0) /* (B20) MCU_OSPI1_LBCLKO */

		>;

	};

};



&main_gpio2 {
@@ -367,6 +381,25 @@ &usb0 { 
	maximum-speed = "high-speed";

};



&ospi1 {

	status = "okay";

	pinctrl-names = "default";

	pinctrl-0 = <&mcu_fss0_ospi1_pins_default>;



	flash@0{

		compatible = "jedec,spi-nor";

		reg = <0x0>;

		spi-tx-bus-width = <1>;

		spi-rx-bus-width = <4>;

		spi-max-frequency = <40000000>;

		cdns,tshsl-ns = <60>;

		cdns,tsd2d-ns = <60>;

		cdns,tchsh-ns = <60>;

		cdns,tslch-ns = <60>;

		cdns,read-delay = <2>;

	};

};



&mcu_mcan0 {

	status = "okay";

	pinctrl-names = "default";

arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi

+41 −0
Original line number Diff line number Diff line
@@ -39,6 +39,28 @@ transceiver0: can-phy0 { 
	};

};



&wkup_pmx0 {

	mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-pins-default {

		pinctrl-single,pins = <

			J721S2_WKUP_IOPAD(0x000, PIN_OUTPUT, 0) /* (D19) MCU_OSPI0_CLK */

			J721S2_WKUP_IOPAD(0x02c, PIN_OUTPUT, 0) /* (F15) MCU_OSPI0_CSn0 */

			J721S2_WKUP_IOPAD(0x030, PIN_OUTPUT, 0) /* (G17) MCU_OSPI0_CSn1 */

			J721S2_WKUP_IOPAD(0x038, PIN_OUTPUT, 0) /* (F14) MCU_OSPI0_CSn2 */

			J721S2_WKUP_IOPAD(0x03c, PIN_OUTPUT, 0) /* (F17) MCU_OSPI0_CSn3 */

			J721S2_WKUP_IOPAD(0x00c, PIN_INPUT, 0) /* (C19) MCU_OSPI0_D0 */

			J721S2_WKUP_IOPAD(0x010, PIN_INPUT, 0) /* (F16) MCU_OSPI0_D1 */

			J721S2_WKUP_IOPAD(0x014, PIN_INPUT, 0) /* (G15) MCU_OSPI0_D2 */

			J721S2_WKUP_IOPAD(0x018, PIN_INPUT, 0) /* (F18) MCU_OSPI0_D3 */

			J721S2_WKUP_IOPAD(0x01c, PIN_INPUT, 0) /* (E19) MCU_OSPI0_D4 */

			J721S2_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (G19) MCU_OSPI0_D5 */

			J721S2_WKUP_IOPAD(0x024, PIN_INPUT, 0) /* (F19) MCU_OSPI0_D6 */

			J721S2_WKUP_IOPAD(0x028, PIN_INPUT, 0) /* (F20) MCU_OSPI0_D7 */

			J721S2_WKUP_IOPAD(0x008, PIN_INPUT, 0) /* (E18) MCU_OSPI0_DQS */

			J721S2_WKUP_IOPAD(0x004, PIN_INPUT, 0) /* (E20) MCU_OSPI0_LBCLKO */

		>;

	};

};



&main_pmx0 {

	main_i2c0_pins_default: main-i2c0-pins-default {

		pinctrl-single,pins = <
@@ -79,3 +101,22 @@ &main_mcan16 { 
	pinctrl-names = "default";

	phys = <&transceiver0>;

};



&ospi0 {

	status = "okay";

	pinctrl-names = "default";

	pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;



	flash@0 {

		compatible = "jedec,spi-nor";

		reg = <0x0>;

		spi-tx-bus-width = <8>;

		spi-rx-bus-width = <8>;

		spi-max-frequency = <25000000>;

		cdns,tshsl-ns = <60>;

		cdns,tsd2d-ns = <60>;

		cdns,tchsh-ns = <60>;

		cdns,tslch-ns = <60>;

		cdns,read-delay = <4>;

	};

};