+4
−0
Loading
Per PCIe r4.0, sec 9.3.4.1.11, the BAR registers in VF config space are all RO Zero, so skip sizing them. This is an optimization when enabling SR-IOV on a device with many VFs. Suggested-by:Bjorn Helgaas <bhelgaas@google.com> Signed-off-by:
KarimAllah Ahmed <karahmed@amazon.de> Signed-off-by:
Bjorn Helgaas <bhelgaas@google.com>