Commit c11d56b3 authored by Alistair Francis's avatar Alistair Francis Committed by Shawn Guo
Browse files

ARM: imx7d-remarkable2: Initial device tree for reMarkable2 

The reMarkable2 (https://remarkable.com

) is an e-ink tablet based on
the imx7d SoC.

This commit is based on the DTS provide by reMarkable but ported to the
latest kernel (instead of 4.14). I have removed references to
non-upstream devices and have changed the UART so that the console can
be accessed without having to open up the device via the OTG pogo pins.

Currently the kernel boots, but there is no support for the display.

WiFi is untested (no display or UART RX makes it hard to test), but
should work with the current upstream driver. As it's untested it's not
included in this commit.

Signed-off-by: default avatarAlistair Francis <alistair@alistair23.me>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 610a5e28

arch/arm/boot/dts/Makefile

+1 −0
Original line number Diff line number Diff line
@@ -660,6 +660,7 @@ dtb-$(CONFIG_SOC_IMX7D) += \ 
	imx7d-pico-hobbit.dtb \

	imx7d-pico-nymph.dtb \

	imx7d-pico-pi.dtb \

	imx7d-remarkable2.dtb \

	imx7d-sbc-imx7.dtb \

	imx7d-sdb.dtb \

	imx7d-sdb-reva.dtb \

arch/arm/boot/dts/imx7d-remarkable2.dts

0 → 100644
+146 −0
Original line number Diff line number Diff line 
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

/*

 * Copyright (C) 2015 Freescale Semiconductor, Inc.

 * Copyright (C) 2019 reMarkable AS - http://www.remarkable.com/

 *

 */



/dts-v1/;



#include "imx7d.dtsi"



/ {

	model = "reMarkable 2.0";

	compatible = "remarkable,imx7d-remarkable2", "fsl,imx7d";



	chosen {

		stdout-path = &uart6;

	};



	memory@80000000 {

		device_type = "memory";

		reg = <0x80000000 0x40000000>;

	};

};



&clks {

	assigned-clocks = <&clks IMX7D_CLKO2_ROOT_SRC>,

			  <&clks IMX7D_CLKO2_ROOT_DIV>;

	assigned-clock-parents = <&clks IMX7D_CKIL>;

	assigned-clock-rates = <0>, <32768>;

};



&snvs_pwrkey {

	status = "okay";

};



&uart1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart1>;

	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;

	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;

	status = "okay";

};



&uart6 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_uart6>;

	assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;

	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;

	status = "okay";

};



&usbotg2 {

	srp-disable;

	hnp-disable;

	status = "okay";

};



&usdhc3 {

	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";

	pinctrl-0 = <&pinctrl_usdhc3>;

	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;

	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;

	pinctrl-3 = <&pinctrl_usdhc3>;

	assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;

	assigned-clock-rates = <400000000>;

	bus-width = <8>;

	non-removable;

	status = "okay";

};



&wdog1 {

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_wdog>;

	fsl,ext-reset-output;

};



&iomuxc {

	pinctrl_uart1: uart1grp {

		fsl,pins = <

			MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX	0x79

			MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX	0x79

		>;

	};



	pinctrl_uart6: uart6grp {

		fsl,pins = <

			MX7D_PAD_EPDC_DATA09__UART6_DCE_TX		0x79

			MX7D_PAD_EPDC_DATA08__UART6_DCE_RX		0x79

		>;

	};



	pinctrl_usdhc3: usdhc3grp {

		fsl,pins = <

			MX7D_PAD_SD3_CMD__SD3_CMD		0x59

			MX7D_PAD_SD3_CLK__SD3_CLK		0x19

			MX7D_PAD_SD3_DATA0__SD3_DATA0		0x59

			MX7D_PAD_SD3_DATA1__SD3_DATA1		0x59

			MX7D_PAD_SD3_DATA2__SD3_DATA2		0x59

			MX7D_PAD_SD3_DATA3__SD3_DATA3		0x59

			MX7D_PAD_SD3_DATA4__SD3_DATA4		0x59

			MX7D_PAD_SD3_DATA5__SD3_DATA5		0x59

			MX7D_PAD_SD3_DATA6__SD3_DATA6		0x59

			MX7D_PAD_SD3_DATA7__SD3_DATA7		0x59

			MX7D_PAD_SD3_STROBE__SD3_STROBE		0x19

		>;

	};



	pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {

		fsl,pins = <

			MX7D_PAD_SD3_CMD__SD3_CMD		0x5a

			MX7D_PAD_SD3_CLK__SD3_CLK		0x1a

			MX7D_PAD_SD3_DATA0__SD3_DATA0		0x5a

			MX7D_PAD_SD3_DATA1__SD3_DATA1		0x5a

			MX7D_PAD_SD3_DATA2__SD3_DATA2		0x5a

			MX7D_PAD_SD3_DATA3__SD3_DATA3		0x5a

			MX7D_PAD_SD3_DATA4__SD3_DATA4		0x5a

			MX7D_PAD_SD3_DATA5__SD3_DATA5		0x5a

			MX7D_PAD_SD3_DATA6__SD3_DATA6		0x5a

			MX7D_PAD_SD3_DATA7__SD3_DATA7		0x5a

			MX7D_PAD_SD3_STROBE__SD3_STROBE		0x1a

		>;

	};



	pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {

		fsl,pins = <

			MX7D_PAD_SD3_CMD__SD3_CMD		0x5b

			MX7D_PAD_SD3_CLK__SD3_CLK		0x1b

			MX7D_PAD_SD3_DATA0__SD3_DATA0		0x5b

			MX7D_PAD_SD3_DATA1__SD3_DATA1		0x5b

			MX7D_PAD_SD3_DATA2__SD3_DATA2		0x5b

			MX7D_PAD_SD3_DATA3__SD3_DATA3		0x5b

			MX7D_PAD_SD3_DATA4__SD3_DATA4		0x5b

			MX7D_PAD_SD3_DATA5__SD3_DATA5		0x5b

			MX7D_PAD_SD3_DATA6__SD3_DATA6		0x5b

			MX7D_PAD_SD3_DATA7__SD3_DATA7		0x5b

			MX7D_PAD_SD3_STROBE__SD3_STROBE		0x1b

		>;

	};



	pinctrl_wdog: wdoggrp {

		fsl,pins = <

			MX7D_PAD_ENET1_COL__WDOG1_WDOG_ANY	0x74

		>;

	};

};