Commit cd6767c3 authored Jun 22, 2021 by Sean Christopherson Committed by Paolo Bonzini Jun 24, 2021

KVM: x86/mmu: Ignore CR0 and CR4 bits in nested EPT MMU role



Do not incorporate CR0/CR4 bits into the role for the nested EPT MMU, as
EPT behavior is not influenced by CR0/CR4.  Note, this is the guest_mmu,
(L1's EPT), not nested_mmu (L2's IA32 paging); the nested_mmu does need
CR0/CR4, and is initialized in a separate flow.

Signed-off-by: Sean Christopherson <seanjc@google.com>
Message-Id: <20210622175739.3610207-23-seanjc@google.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>

parent af098972

arch/x86/kvm/mmu/mmu.c

+3 −1

Original line number	Original line	Diff line number	Diff line
	@@ -4767,8 +4767,10 @@ kvm_calc_shadow_ept_root_page_role(struct kvm_vcpu *vcpu, bool accessed_dirty,
	role.base.guest_mode = true;		role.base.guest_mode = true;
	role.base.access = ACC_ALL;		role.base.access = ACC_ALL;

	role.ext = kvm_calc_mmu_role_ext(vcpu);		/* EPT, and thus nested EPT, does not consume CR0, CR4, nor EFER. */
			role.ext.word = 0;
	role.ext.execonly = execonly;		role.ext.execonly = execonly;
			role.ext.valid = 1;

	return role;		return role;
	}		}