Commit d3cd0c3c authored by Dmitry Osipenko's avatar Dmitry Osipenko Committed by Thierry Reding
Browse files

ARM: tegra: paz00: Enable full voltage scaling ranges for CPU and Core domains 



Enable full voltage scaling ranges for CPU and Core power domains.

Tested-by: default avatarNicolas Chauvet <kwizart@gmail.com>
Signed-off-by: default avatarDmitry Osipenko <digetx@gmail.com>
Signed-off-by: default avatarThierry Reding <treding@nvidia.com>
parent 107f2c69

arch/arm/boot/dts/tegra20-paz00.dts

+7 −7
Original line number Diff line number Diff line
@@ -387,10 +387,10 @@ sys_reg: sys { 


				core_vdd_reg: sm0 {

					regulator-name = "+1.2vs_sm0,vdd_core";

					regulator-min-microvolt = <1200000>;

					regulator-max-microvolt = <1225000>;

					regulator-min-microvolt = <950000>;

					regulator-max-microvolt = <1300000>;

					regulator-coupled-with = <&rtc_vdd_reg &cpu_vdd_reg>;

					regulator-coupled-max-spread = <170000 450000>;

					regulator-coupled-max-spread = <170000 550000>;

					regulator-always-on;



					nvidia,tegra-core-regulator;
@@ -401,7 +401,7 @@ cpu_vdd_reg: sm1 { 
					regulator-min-microvolt = <750000>;

					regulator-max-microvolt = <1100000>;

					regulator-coupled-with = <&core_vdd_reg &rtc_vdd_reg>;

					regulator-coupled-max-spread = <450000 450000>;

					regulator-coupled-max-spread = <550000 550000>;

					regulator-always-on;



					nvidia,tegra-cpu-regulator;
@@ -425,10 +425,10 @@ ldo1 { 


				rtc_vdd_reg: ldo2 {

					regulator-name = "+1.2vs_ldo2,vdd_rtc";

					regulator-min-microvolt = <1200000>;

					regulator-max-microvolt = <1225000>;

					regulator-min-microvolt = <950000>;

					regulator-max-microvolt = <1300000>;

					regulator-coupled-with = <&core_vdd_reg &cpu_vdd_reg>;

					regulator-coupled-max-spread = <170000 450000>;

					regulator-coupled-max-spread = <170000 550000>;

					regulator-always-on;



					nvidia,tegra-rtc-regulator;