Skip to content
Commit 404525d5 authored by Maxime Ripard's avatar Maxime Ripard
Browse files

clk: sunxi: Add dummy fixed rate clock for Allwinner A1X SoCs 



Signed-off-by: default avatarMaxime Ripard <maxime.ripard@free-electrons.com>
Cc: Mike Turquette <mturquette@ti.com>
parent 77b67063
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment