Skip to content
Commit d5f0942b authored by Niravkumar L Rabara's avatar Niravkumar L Rabara Committed by Dinh Nguyen
Browse files

dt-bindings: clock: add Intel Agilex5 clock manager



Add clock ID definitions for Intel Agilex5 SoCFPGA.
The registers in Agilex5 handling the clock is named as clock manager.

Signed-off-by: default avatarTeh Wen Ping <wen.ping.teh@intel.com>
Reviewed-by: default avatarDinh Nguyen <dinguyen@kernel.org>
Reviewed-by: default avatarConor Dooley <conor.dooley@microchip.com>
Signed-off-by: default avatarNiravkumar L Rabara <niravkumar.l.rabara@intel.com>
Signed-off-by: default avatarDinh Nguyen <dinguyen@kernel.org>
parent 2a29fe83
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment